

LM160/LM360 High Speed Differential Comparator

Check for Samples: LM160, LM360

FEATURES

- Ensured high speed: 20 ns max
- Tight delay matching on both outputs
- Complementary TTL outputs
- High input impedance
- Low speed variation with overdrive variation
- Fan-out of 4
- Low input offset voltage
- Series 74 TTL compatible

DESCRIPTION

The LM160/LM360 is a very high speed differential input, complementary TTL output voltage comparator with improved characteristics over μΑ760/μΑ760C, for which it is a pin-for-pin replacement. The device has been optimized for greater speed, input impedance and fan-out, and lower input offset voltage. Typically delay varies only 3 ns for overdrive variations of 5 mV to 400 mV.

Complementary outputs having minimum skew are provided. Applications involve high speed analog to digital convertors and zero-crossing detectors in disk file systems.

CONNECTION DIAGRAMS




Figure 1. Package Number LMC0008C (1)




Figure 2. Package Number D0008A or P0008E

(1) Also available in SMD# 5962-8767401



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Absolute Maximum Ratings (1) (2)

| Positive Supply Voltage | | +8V | | | |
|----------------------------|---|----------------------------------|--|--|--|
| Negative Supply Voltage | | -8V | | | |
| Peak Output Current | | 20 mA | | | |
| Differential Input Voltage | | ±5V | | | |
| Input Voltage | $V^+ \ge V_{IN} \ge V^-$ | | | | |
| ESD Tolerance (3) | | 1600V | | | |
| Operating Temperature | LM160 | −55°C to +125°C | | | |
| Range | LM360 | 0°C to +70°C | | | |
| Storage Temperature Rang | e | −65°C to +150°C | | | |
| Lead Temperature | (Soldering, 10 sec.) | 260°C | | | |
| Soldering Information | | | | | |
| PDIP Package | Soldering (10 seconds) | 260°C | | | |
| SOIC Package | Vapor Phase (60 seconds) | 215°C | | | |
| | Infrared (15 seconds) | 220°C | | | |
| See AN-450 "Surface Moun | nting Methods and Their Effect on Product Reliability" for other methods of | soldering surface mount devices. | | | |

The device may be damaged if used beyond the maximum ratings.

Refer to RETS 160X for LM160H, LM160J-14 and LM160J military specifications. Human body model, 1.5 k Ω in series with 100 pF.

⁽²⁾ (3)



Electrical Characteristics

 $(T_{MN} \leq T_A \leq T_{MAX})$

| (I _{MIN} ≤ I _A ≤ I _{MAX}) Parameter | Conditions | Min | Тур | Max | Units |
|--|---|--------|------|-------|-------|
| | Conditions | IVIIII | יאָף | IVIAA | Onits |
| Operating Conditions | | 4.5 | 5 | 6.5 | V |
| Supply Voltage V _{CC} ⁺ | | | | | - |
| Supply Voltage V _{CC} | D 10000 | -4.5 | -5 | -6.5 | V |
| Input Offset Voltage | R _S ≤ 200Ω | | 2 | 5 | mV |
| Input Offset Current | | | 0.5 | 3 | μA |
| Input Bias Current | | | 5 | 20 | μA |
| Output Resistance (Either Output) | $V_{OUT} = V_{OH}$ | | 100 | | Ω |
| Response Time | $T_A = 25$ °C, $V_S = \pm 5V^{(1)}$ (2) | | 13 | 25 | ns |
| | $T_A = 25$ °C, $V_S = \pm 5V^{(3)}$ (2) | | 12 | 20 | ns |
| | $T_A = 25^{\circ}C, V_S = \pm 5V^{(4)}$ (2) | | 14 | | ns |
| Response Time Difference between Outputs | | | | | |
| $(t_{pd} \text{ of } +V_{IN1}) - (t_{pd} \text{ of } -V_{IN2})$ | $T_A = 25^{\circ}C^{(1)}$ | | 2 | | ns |
| $(t_{pd} \text{ of } +V_{IN2}) - (t_{pd} \text{ of } -V_{IN1})$ | $T_A = 25^{\circ}C^{(1)}$ (2) | | 2 | | ns |
| $(t_{pd} \text{ of } +V_{IN1}) - (t_{pd} \text{ of } +V_{IN2})$ | $T_A = 25^{\circ}C^{(1)}$ | | 2 | | ns |
| $(t_{pd} \text{ of } -V_{IN1}) - (t_{pd} \text{ of } -V_{IN2})$ | $T_A = 25^{\circ}C^{(1)(2)}$ | | 2 | | ns |
| Input Resistance | f = 1 MHz | | 17 | | kΩ |
| Input Capacitance | f = 1 MHz | | 3 | | pF |
| Average Temperature Coefficient of Input Offset Voltage | $R_S = 50\Omega$ | | 8 | | μV/°C |
| Average Temperature Coefficient of Input Offset Current | | | 7 | | nA/°C |
| Common Mode Input Voltage Range | $V_S = \pm 6.5 V$ | ±4 | ±4.5 | | V |
| Differential Input Voltage Range | | ±5 | | | V |
| Output High Voltage (Either Output) | $I_{OUT} = -320 \mu A, V_S = \pm 4.5 V$ | 2.4 | 3 | | V |
| Output Low Voltage (Either Output) | I _{SINK} = 6.4 mA | | 0.25 | 0.4 | V |
| Positive Supply Current | $V_S = \pm 6.5 V$ | | 18 | 32 | mA |
| Negative Supply Current | $V_S = \pm 6.5 V$ | | -9 | -16 | mA |


 ⁽¹⁾ Response time measured from the 50% point of a 30 mVp-p 10 MHz sinusoidal input to the 50% point of the output.
 (2) Measurements are made in AC Test Circuit, Fanout = 1


Product Folder Links: LM160 LM360


Submit Documentation Feedback


⁽³⁾ (4) Response time measured from the 50% point of a 2 Vp-p 10 MHz sinusoidal input to the 50% point of the output. Response time measured from the start of a 100 mV input step with 5 mV overdrive to the time when the output crosses the logic threshold.


Typical Performance Characteristics




















Submit Documentation Feedback




AC TEST CIRCUIT



 V_{IN} =±50 mV FANOUT=1 FANOUT=4 V^{+} =+5V R=2.4k R=630 Ω V=-5V C=15 pF C=30 pF



SCHEMATIC DIAGRAM



SNOSBJ4C -MAY 1999-REVISED MARCH 2013



REVISION HISTORY

| C | hanges from Revision B (March 2013) to Revision C | Page |
|---|--|------|
| • | Changed layout of National Data Sheet to TI format | |

www.ti.com 30-Sep-2021

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| LM360M | ACTIVE | SOIC | D | 8 | 95 | Non-RoHS & Green | Call TI | Level-1-235C-UNLIM | 0 to 70 | LM 360M | Samples |
| LM360M/NOPB | ACTIVE | SOIC | D | 8 | 95 | RoHS & Green | SN | Level-1-260C-UNLIM | 0 to 70 | LM 360M | Samples |
| LM360MX | ACTIVE | SOIC | D | 8 | 2500 | Non-RoHS & Green | Call TI | Level-1-235C-UNLIM | 0 to 70 | LM 360M | Samples |
| LM360MX/NOPB | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | 0 to 70 | LM 360M | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 30-Sep-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2023


TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | U | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------|------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LM360MX | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |

www.ti.com 11-Aug-2023




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM360MX | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2023

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| LM360M | D | SOIC | 8 | 95 | 495 | 8 | 4064 | 3.05 |
| LM360M | D | SOIC | 8 | 95 | 495 | 8 | 4064 | 3.05 |
| LM360M/NOPB | D | SOIC | 8 | 95 | 495 | 8 | 4064 | 3.05 |

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated